
						I	REVISI	ONS										
LTR				DESCF	RIPTIO	N					DATE (YR-MO-DA)			A) APPROVED)		
Α	Changes in	accordanc	e width NO	OR 5962	2-R064	-93 d	rw					93-0)1-11			Michae	el A. Fr	/e
В		Update drawing to current requirements. Editorial changes thro				ouahou	t. – drw	ı			9-04			Raymor				
REV SHEET REV	INAL FIRST	PAGE O	F THIS	DRAW	/ING I	HAS E	BEEN	REPL	ACEI	D.								
REV SHEET REV SHEET				DRAW							P	P	P	D	P			
REV SHEET REV SHEET REV STATUS	S	1	REV	DRAW	В	В	В	В	В	В	B 7	B 8	B 9	B 10	B 11	B 12		
REV SHEET REV SHEET REV STATUS OF SHEETS	S		REV								B 7	B 8	B 9	B 10	B 11	B 12		
REV SHEET REV SHEET REV STATUS OF SHEETS	S		REV	ED BY	В	В	В	В	B 5	B 6	7	8	9	10	11	12	US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	S		REV	ED BY Gary	B 1	В	В	В	B 5	B 6	7 ISE SI COL	8 UPPL UMBI	9 Y CE JS, O	10 NTER	11 COL 43216	12 .UMB	US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	ANDARD	I C	REV BHEET REPARE	ED BY Gary	B 1	B 2	В	В	B 5	B 6	7 ISE SI COL	8 UPPL	9 Y CE JS, O	10 NTER	11 COL 43216	12 .UMB	US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	S ANDARD	I S	REV BHEET REPARE	ED BY Gary D BY Charles	B 1	B 2	В	В	B 5	B 6	7 ISE SI COL	8 UPPL UMBI	9 Y CE JS, O	10 NTER	11 COL 43216	12 .UMB	US	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR	ANDARD	F C	REV SHEET REPARE CHECKED	ED BY Gary D BY Charles	B 1	B 2	В	B 4	B 5	B 6	7 ISE SI COL	UPPL UMBI o://ww	y CE JS, O w.ds	NTER HIO 4	11 COL 43216 a.mil	UMB		BIT
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR DEPA AND AGE	ANDARD COCIRCUIT RAWING	I S C ABLE	REV SHEET REPARE CHECKED	ED BY Gary Charles ED BY Charles APPRO	B 1 Zahn E. Besc	B 2	В	B 4	B 5	B 6	F SE SI COL http	UPPL UMBI D://ww	y CE JS, O w.ds	NTER HIO 4 cc.dl	11 3 COL 43216 a.mil	UMB		зіт
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR DR THIS DRAW FOR DEPA AND AGE DEPARTME	ANDARD COCIRCUIT RAWING VING IS AVAILAUSE BY ALL PARTMENTS ENCIES OF TH	I S S S S S S S S S S S S S S S S S S S	REV SHEET REPARE CHECKED	ED BY Gary Charles ED BY Villiam K GAPPRO 89	B 1 Zahn E. Besc Heckr OVAL C -8-8	B 2	В	B 4 4 MIC MIC MIC MO	B 5	B 6	7 SE SI COL http	BUPPLUMBIO://ww	y CE JS, O w.ds	MOS ATIB	COL 43216 a.mil	UMB	. 12-E	зіт

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

<u>Device type</u>	Generic number	Circuit function	Relative accuracy
01	7549S	Dual, CMOS, 12-bit DAC	±1.0 LSB
02	7549T	Dual, CMOS, 12-bit DAC	±0.5 LSB

1.2.2 Case outline. The case outline is as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	dual-in-line

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

V _{DD} to DGND	0.3 V dc to +17 V dc
V _{REFA} , V _{REFB} to AGND ±	<u> £</u> 25 V dc
V _{RFBA} , V _{RFBB} to AGND ±	<u> £</u> 25 V dc
Digital input to DGND	0.3 V dc to V _{DD}
V _{PIN15} , V _{PIN17} to DGND	0.3 V dc to V _{DD}
AGND to DGND	0.3 V dc to V _{DD}
Storage temperature range	65°C to +150°C
Lead temperature (soldering, 10 seconds)+	
Power dissipation (P _D) +	⊦450 mW <u>1</u> /
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Thermal resistance, junction-to-ambient (θ _{JA})+	+120°C/W
Junction temperature (T _J)+	⊦175°C

1.4 Recommended operating conditions.

Supply voltage (V _{DD})	+14.25 V dc to +15.75 V dc
A-reference voltage (V _{REFA})	+10 V dc
B-reference voltage (V _{REFB})	
Ambient operating temperature range (T _A)	

 $\underline{1}$ / Derate above T_A = +75°C at +6.0 mW/°C.

STANDARD	SIZE
MICROCIRCUIT DRAWING	A
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	

SIZE A		5962-88765
	REVISION LEVEL B	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.2 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88765
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 3

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $\underline{1}$ /, $\underline{2}$ / -55°C \leq T _A \leq +125°C unless otherwise specified	Group A subgroups	Device type	Lir	nits	Unit
		arriodo otrior vinco oppositioa	subgroups	type	Min	Max	
Resolution	RES	Guaranteed minimum resolution	1, 2, 3	All	12		Bits
Relative accuracy	RA		1, 2, 3	01		±1.0	LSB
			1	02		±1.0	
			2, 3, 12			±0.5	
Differential nonlinearity	DNL	Guaranteed monotonic to 12-bits	1, 2, 3	All		±1.0	LSB
Gain error <u>3</u> /	AE		1, 2, 3	01		±6.0	LSB
			1	02		±6.0	
			2, 3, 12			±3.0	
Supply rejection	PSRR	$\Delta V_{DD} = \pm 5.0\%$,	1	All		±0.01	%/%
$(\Delta Gain/\Delta V_{DD})$		full scale outputs	2, 3			±0.02	
Output leakage current	louta	DAC A loaded with all 0's	1	All		20	nA
			2, 3			250	
	I _{OUTB}	DAC B loaded with all 0's	1	All		20	nA
			2, 3			250	
Output current settling time to 0.01% of FSR 4/	t _{SL}	$\begin{array}{l} I_{OUT} \text{load} = 100\Omega, \\ C_{EXT} = 13 \text{ pF, DAC output} \\ \text{measured from falling edge} \\ \text{of WR} \end{array}$	4	All		1.5	μs
Feedthrough error, V _{REFA} to I _{OUTA} or V _{REFB} to I _{OUTB} <u>4</u> / <u>5</u> /	FT	V _{REFA} = V _{REFB} = ±20 Vpp, 10 kHz sine wave, DAC register loaded with all 0's	4	All		-65	dB
Reference input resistance	R _{IN}		1, 2, 3	All	7.0	18	kΩ
Reference input resistance	R _{MIN}		1, 2, 3	01		±3.0	%
match (V _{REFA} /V _{REFB})			1	02		±3.0	
			2, 3, 12			±2.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88765
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 4

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $\underline{1}$, $\underline{2}$ / -55°C \leq T _A \leq +125°C unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Digital input high voltage	V_{IH}		1, 2, 3	All	2.4		V
Digital input low voltage	V _{IL}		1, 2, 3	All		0.8	V
Input leakage current	I _{IN}	$V_{IN} = V_{DD}$	1	All		±1.0	μΑ
			2, 3			±10	
Input capacitance 4/	C _{IN}		4	All		7.0	pF
Analog output capacitance	C _{OUTA}	DAC A = all 0's	4	All		80	pF
<u>4</u> /		DAC A = all 1's				160	
Analog output capacitance	C _{OUTB}	DAC B = all 0's	4	All		80	pF
<u>4</u> /		DAC B = all 1's	†		160		
Functional test		See 4.3.1c	7, 8	All			
Address valid to write setup time	t _{AWS}	See figure 3	9	All	50		ns
			10, 11		110		
Address valid to write hold time	t _{AWH}	See figure 3	9, 10, 11	All	0		ns
Data setup time	t _{DS}	See figure 3	9	All	180		ns
			10, 11		240		
Data hold time	t _{DH}	See figure 3	9, 10, 11	All	5		ns
Chip select or update to write setup time	t _{CWS}	See figure 3	9, 10, 11	All	20		ns
Chip select or update to write hold time	t _{CWH}	See figure 3	9, 10, 11	All	0		ns
Write pulse width	t _{WR}	See figure 3	9	All	170		ns
			10, 11		250		

See footnotes at end of table.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBI

SIZE A		5962-88765
	REVISION LEVEL B	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test Symbo		Conditions $\underline{1}$ /, $\underline{2}$ / $-55^{\circ}C \leq T_A \leq +125^{\circ}C$ unless otherwise specified	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Clear pulse width	t _{CLR}	See figure 3	9	All	170		ns
			10, 11		250		
Supply current	I _{DD}		1, 2, 3	All		5.0	mA

- $1/V_{REFA} = V_{REFB} = +10 \text{ V}$, $V_{PIN15} = V_{PIN16} = V_{PIN17} = 0 \text{ V}$ unless other wise specified. All tests are guaranteed over a supply voltage range of $V_{DD} = 15 \text{ V} \pm 5.0\%$, however, all measurements are made at $V_{DD} = +15 \text{ V}$ unless other wise specified.
- 2/ Subgroups 10 and 11, if not tested, shall be guaranteed to the limits specified in table I.
- 3/ Measured using internal feedback resistor and includes effects of leakage current and gain temperature coefficient.
- 4/ Subgroup 4 (t_{SL}, FT, C_{IN}, C_{OUTA} and C_{OUTB} measurements) shall be measured only for the initial test and after process or design changes which may affect these tests.
- 5/ Feedthrough can be further reduced by connecting the metal lid to ground.

STANDARD			
MICROCIRCUIT DRAWING			

SIZE A		5962-88765
	REVISION LEVEL B	SHEET 6

Device types	All
Case outline	R
Terminal number	Terminal symbol
1	DB3
2	DB2
3	DB1
4	DB0
5	UPD
6	A2
7	A1
8	A0
9	CS
10	WR
11	CLR
12	DGND
13	V_{REFB}
14	R _{FBB}
15	I _{OUTB}
16	AGND
17	I _{OUTA}
18	R _{FBA}
19	V_{REFA}
20	V_{DD}

FIGURE 1. <u>Terminal connections</u>.

STANDARD				
MICROCIRCUIT DRAWING				

SIZE A		5962-88765
	REVISION LEVEL	SHEET 7


CLR	UPD	CS	WR	A2	A1	A0	Function
0	Х	Х	1	Х	Х	Х	No data transfer
0	1	1	Х	Х	Х	Х	No data transfer
1	Х	Х	Х	Х	Х	Х	All register cleared
0	1	0		0	0	0	DAC A low nibble register loaded from data bus
0	1	0		0	0	1	DAC A mid nibble register loaded from data bus
0	1	0		0	1	0	DAC A high nibble register loaded from data bus
0	1	0		0	1	1	DAC A register loaded from input registers
0	1	0		1	0	0	DAC B low nibble register loaded from data bus
0	1	0		1	0	1	DAC B mid nibble register loaded from data bus
0	1	0		1	1	0	DAC B high nibble register loaded from data bus
0	1	0		1	1	1	DAC B register loaded from input registers
0	0	1		Х	Х	Х	DAC A, DAC B registers updated simultaneously from input registers

0 = Logic low level 1 = Logic high level X = Don't care

FIGURE 2. Truth table.

STANDARD **MICROCIRCUIT DRAWING**

SIZE A		5962-88765
	REVISION LEVEL B	SHEET 8



Notes:

- 1. All input signal rise and fall times are measured from 10% to 90% of +5.0 V, $t_r = t_f = 20$ ns.
- 2. Timing measurement reference level is $\frac{VIH + VIL}{2}$

FIGURE 3. Timing diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88765
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 9

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark.</u> A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARD			
MICROCIRCUIT DRAWING			

SIZE A		5962-88765
	REVISION LEVEL B	SHEET 10

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 12
Group A test requirements (method 5005)	1, 2, 3, 4**, 7, 8, 9, 10***, 11***, 12
Groups C and D end-point electrical parameters (method 5005)	1

- * PDA applies to subgroup 1.
- ** See 4.3.1e.
- *** Subgroups 10 and 11, if not tested, shall be guaranteed to the limits specified in table I.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroups 7 and 8 shall include verification of the truth table.
- d. Subgroup 12 test is used for grading and part selection at $T_A = +25$ °C and is not included in PDA calculations.
- e. Subgroup 4 (t_{SL}, FT, C_{IN}, C_{OUTA} and C_{OUTB} measurements) shall be measured only for the initial test and after process or design changes which may affect these capacitance measurements.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-88765
		REVISION LEVEL B	SHEET 11

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD		
MICROCIRCUIT DRAWING		

SIZE A		5962-88765
	REVISION LEVEL B	SHEET 12

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 02-09-04

Approved sources of supply for SMD 5962-88765 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8876501RA	24355	AD7549SQ/883B
5962-8876502RA	24355	AD7549TQ/883B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

er and address

24355

Analog Devices
Rt 1 Industrial Park
PO Box 9106
Norwood, MA 02062
Point of contact:

Bay F-1 Raheen Ind. Estate Limerick, Ireland

Vendor name

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.